Benchmarking Large Language Models for Automated Verilog RTL Code Generation

Re-assign community