VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code

v1v2 (latest)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code

8 June 2025

Raghu Vamshi Hemadri

Jitendra Bhandari

Badri P Gopalan

Ramesh Narayanaswamy

ArXiv (abs)PDF HTML

Papers citing "VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code"

Title
No papers