ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 2502.12751
  4. Cited By
Architect of the Bits World: Masked Autoregressive Modeling for Circuit Generation Guided by Truth Table

Architect of the Bits World: Masked Autoregressive Modeling for Circuit Generation Guided by Truth Table

18 February 2025
Haoyuan Wu
Haisheng Zheng
Shoubo Hu
Zhuolun He
Bei Yu
ArXivPDFHTML

Papers citing "Architect of the Bits World: Masked Autoregressive Modeling for Circuit Generation Guided by Truth Table"

1 / 1 papers shown
Title
Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment
Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment
Haoyuan Wu
Haisheng Zheng
Yuan Pu
Bei Yu
61
1
0
18 Feb 2025
1