Data is all you need: Finetuning LLMs for Chip Design via an Automated
design-data augmentation framework

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework

17 March 2024

Yinhe Han

Papers citing "Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework"

1 / 1 papers shown

Title
DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model Yi Liu Changran Xu Yunhao Zhou Zhiyu Li Qiang Xu VLM 82 4 0 20 Feb 2025