ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 2111.12787
  4. Cited By
Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator

Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator

24 November 2021
Hongxiang Fan
Martin Ferianc
Zhiqiang Que
He Li
Shuanglong Liu
Xinyu Niu
Wayne Luk
    3DV
ArXivPDFHTML

Papers citing "Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator"

11 / 11 papers shown
Title
NAAS: Neural Accelerator Architecture Search
NAAS: Neural Accelerator Architecture Search
Chengyue Wu
Mengtian Yang
Song Han
51
60
0
27 May 2021
HAO: Hardware-aware neural Architecture Optimization for Efficient
  Inference
HAO: Hardware-aware neural Architecture Optimization for Efficient Inference
Zhen Dong
Yizhao Gao
Qijing Huang
J. Wawrzynek
Hayden Kwok-Hay So
Kurt Keutzer
47
35
0
26 Apr 2021
Revisiting ResNets: Improved Training and Scaling Strategies
Revisiting ResNets: Improved Training and Scaling Strategies
Irwan Bello
W. Fedus
Xianzhi Du
E. D. Cubuk
A. Srinivas
Nayeon Lee
Jonathon Shlens
Barret Zoph
81
300
0
13 Mar 2021
Best of Both Worlds: AutoML Codesign of a CNN and its Hardware
  Accelerator
Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator
Mohamed S. Abdelfattah
Łukasz Dudziak
Thomas C. P. Chau
Royson Lee
Hyeji Kim
Nicholas D. Lane
62
81
0
11 Feb 2020
Once-for-All: Train One Network and Specialize it for Efficient
  Deployment
Once-for-All: Train One Network and Specialize it for Efficient Deployment
Han Cai
Chuang Gan
Tianzhe Wang
Zhekai Zhang
Song Han
OOD
102
1,280
0
26 Aug 2019
Hardware/Software Co-Exploration of Neural Architectures
Hardware/Software Co-Exploration of Neural Architectures
Weiwen Jiang
Lei Yang
E. Sha
Qingfeng Zhuge
Shouzhen Gu
Sakyasingha Dasgupta
Yiyu Shi
Jiaxi Hu
65
131
0
06 Jul 2019
FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence
  on the Edge
FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge
Cong Hao
Xiaofan Zhang
Yuhong Li
Sitao Huang
Jinjun Xiong
K. Rupnow
Wen-mei W. Hwu
Deming Chen
73
173
0
09 Apr 2019
Random Search and Reproducibility for Neural Architecture Search
Random Search and Reproducibility for Neural Architecture Search
Liam Li
Ameet Talwalkar
OOD
73
724
0
20 Feb 2019
Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation
  Aware Neural Architecture Search
Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search
Weiwen Jiang
Xinyi Zhang
E. Sha
Lei Yang
Qingfeng Zhuge
Yiyu Shi
Jiaxi Hu
57
124
0
31 Jan 2019
Quantization and Training of Neural Networks for Efficient
  Integer-Arithmetic-Only Inference
Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference
Benoit Jacob
S. Kligys
Bo Chen
Menglong Zhu
Matthew Tang
Andrew G. Howard
Hartwig Adam
Dmitry Kalenichenko
MQ
150
3,123
0
15 Dec 2017
Neural Architecture Search with Reinforcement Learning
Neural Architecture Search with Reinforcement Learning
Barret Zoph
Quoc V. Le
454
5,372
0
05 Nov 2016
1