Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA
  Accelerator Architecture for Accelerating Convolutional Neural Network
  Inference in Cloud/Edge Computing

Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing

Papers citing "Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing"

Title
No papers