ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 2004.03804
  4. Cited By
HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator
  Design and Implementation

HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation

8 April 2020
Hanchen Ye
Xiaofan Zhang
Zhize Huang
Gengsheng Chen
Deming Chen
ArXivPDFHTML

Papers citing "HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation"

8 / 8 papers shown
Title
AutoDNNchip: An Automated DNN Chip Predictor and Builder for Both FPGAs
  and ASICs
AutoDNNchip: An Automated DNN Chip Predictor and Builder for Both FPGAs and ASICs
Pengfei Xu
Xiaofan Zhang
Cong Hao
Yang Zhao
Yongan Zhang
Yue Wang
Chaojian Li
Zetong Guan
Deming Chen
Yingyan Lin
50
89
0
06 Jan 2020
SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on
  Embedded Systems
SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems
Xiaofan Zhang
Haoming Lu
Cong Hao
Jiachen Li
Bowen Cheng
...
Jinjun Xiong
Thomas Huang
Humphrey Shi
Wen-mei W. Hwu
Deming Chen
57
92
0
20 Sep 2019
FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence
  on the Edge
FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge
Cong Hao
Xiaofan Zhang
Yuhong Li
Sitao Huang
Jinjun Xiong
K. Rupnow
Wen-mei W. Hwu
Deming Chen
67
173
0
09 Apr 2019
Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation
  Aware Neural Architecture Search
Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search
Weiwen Jiang
Xinyi Zhang
E. Sha
Lei Yang
Qingfeng Zhuge
Yiyu Shi
Jiaxi Hu
47
124
0
31 Jan 2019
Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural
  Network in Embedded FPGA
Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA
Junsong Wang
Qiuwen Lou
Xiaofan Zhang
Chao Zhu
Yonghua Lin
Deming Chen
MQ
48
93
0
31 Jul 2018
Face Recognition with Hybrid Efficient Convolution Algorithms on FPGAs
Face Recognition with Hybrid Efficient Convolution Algorithms on FPGAs
Chuanhao Zhuge
Xinheng Liu
Xiaofan Zhang
S. Gummadi
Jinjun Xiong
Deming Chen
CVBM
35
36
0
23 Mar 2018
Caffeinated FPGAs: FPGA Framework For Convolutional Neural Networks
Caffeinated FPGAs: FPGA Framework For Convolutional Neural Networks
R. Dicecco
Griffin Lacey
Jasmina Vasiljevic
P. Chow
Graham W. Taylor
S. Areibi
39
92
0
30 Sep 2016
Fast Algorithms for Convolutional Neural Networks
Fast Algorithms for Convolutional Neural Networks
Andrew Lavin
Scott Gray
55
876
0
30 Sep 2015
1