ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 1906.07806
  4. Cited By
Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits
  with Restricted Scan Chain Access

Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access

18 June 2019
Nimisha Limaye
A. Sengupta
M. Nabeel
Ozgur Sinanoglu
ArXiv (abs)PDFHTML

Papers citing "Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access"

12 / 12 papers shown
Title
High-Level Approaches to Hardware Security: A Tutorial
High-Level Approaches to Hardware Security: A Tutorial
Hammond Pearce
Ramesh Karri
Benjamin Tan
36
7
0
21 Jul 2022
Complexity Analysis of the SAT Attack on Logic Locking
Complexity Analysis of the SAT Attack on Logic Locking
Yadi Zhong
Ujjwal Guin
61
18
0
05 Jul 2022
AFIA: ATPG-Guided Fault Injection Attack on Secure Logic Locking
AFIA: ATPG-Guided Fault Injection Attack on Secure Logic Locking
Yadi Zhong
Ayush Jain
M. T. Rahman
Navid Asadizanjani
Jiafeng Xie
Ujjwal Guin
88
8
0
09 Jun 2022
NNgSAT: Neural Network guided SAT Attack on Logic Locked Complex
  Structures
NNgSAT: Neural Network guided SAT Attack on Logic Locked Complex Structures
Kimia Azar
Hadi Kamali
Houman Homayoun
Avesta Sasan
AAML
60
43
0
04 Sep 2020
InterLock: An Intercorrelated Logic and Routing Locking
InterLock: An Intercorrelated Logic and Routing Locking
Hadi Kamali
Kimia Azar
Houman Homayoun
Avesta Sasan
119
52
0
04 Sep 2020
A Novel Topology-Guided Attack and Its Countermeasure Towards Secure
  Logic Locking
A Novel Topology-Guided Attack and Its Countermeasure Towards Secure Logic Locking
Yuqiao Zhang
Ayush Jain
Pinchen Cui
Ziqi Zhou
Ujjwal Guin
AAML
28
4
0
10 Jun 2020
Efficacy of Satisfiability Based Attacks in the Presence of Circuit
  Reverse Engineering Errors
Efficacy of Satisfiability Based Attacks in the Presence of Circuit Reverse Engineering Errors
Qinhan Tan
S. Potluri
Aydin Aysu
21
2
0
26 May 2020
SeqL: Secure Scan-Locking for IP Protection
SeqL: Secure Scan-Locking for IP Protection
S. Potluri
Aydin Aysu
Akash Kumar
33
17
0
26 May 2020
On Designing Secure and Robust Scan Chain for Protecting Obfuscated
  Logic
On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic
Hadi Kamali
Kimia Azar
Houman Homayoun
Avesta Sasan
26
15
0
08 May 2020
DFSSD: Deep Faults and Shallow State Duality, A Provably Strong
  Obfuscation Solution for Circuits with Restricted Access to Scan Chain
DFSSD: Deep Faults and Shallow State Duality, A Provably Strong Obfuscation Solution for Circuits with Restricted Access to Scan Chain
Shervin Roshanisefat
Hadi Kamali
Kimia Azar
Sai Manoj P D
Naghmeh Karimi
Houman Homayoun
Avesta Sasan
35
17
0
18 Feb 2020
DynUnlock: Unlocking Scan Chains Obfuscated using Dynamic Keys
DynUnlock: Unlocking Scan Chains Obfuscated using Dynamic Keys
Nimisha Limaye
Ozgur Sinanoglu
42
32
0
18 Jan 2020
A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL
A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL
A. Sengupta
M. Nabeel
J. Knechtel
Ozgur Sinanoglu
MoE
40
10
0
07 Mar 2019
1