A Microprocessor implemented in 65nm CMOS with Configurable and
Bit-scalable Accelerator for Programmable In-memory Computing

A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing

9 November 2018

ArXiv (abs)PDF HTML

Papers citing "A Microprocessor implemented in 65nm CMOS with Configurable and Bit-scalable Accelerator for Programmable In-memory Computing"

Title
No papers