ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 1410.5010
  4. Cited By
Quantifying performance bottlenecks of stencil computations using the
  Execution-Cache-Memory model
v1v2 (latest)

Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model

18 October 2014
H. Stengel
Jan Treibig
G. Hager
G. Wellein
ArXiv (abs)PDFHTML

Papers citing "Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model"

1 / 1 papers shown
Title
Exploring performance and power properties of modern multicore chips via
  simple machine models
Exploring performance and power properties of modern multicore chips via simple machine models
G. Hager
Jan Treibig
J. Habich
G. Wellein
63
114
0
14 Aug 2012
1